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ABSTRACT 
A machine that is configurable has the ability to control the run time environment to 
suit the task being executed. Customizing the processor hardware according to the specific 
requirement of various applications is an extension to the idea of reconfigurability. 
Reconfigurable cache architecture gives us the flexibility to dynamically alter the execution 
logic of a processor, customized to a specific application. Reconfigurable Functional Cache 
Architecture uses a dynamic resource configuration of on-chip cache memory by integrating 
Reconfigurable Functional Caches (RFC). The limitation of the RFC is the fact that the RFC 
can be customized for a couple of Multimedia and DSP based applications and cannot be 
utilized for real world applications. In this thesis we propose a new scheme to use the on-chip 
cache resources with the goal of utilizing it for a large domain of general- purpose 
applications. We map frequently used basic blocks, loops, procedures, and functions, from a 
program on this reconfigurable cache. These program blocks are mapped on to the cache in 
terms of basic ALU instructions, along with the flow in terms of the dependencies between 
them. The cache module is configured into stages performing specific ALU instructions. 
Each stage behaves like a reservation station, waiting on its operands to be ready and then 
performing its function. The proposed broadcast mechanism is similar to the result bus, 
providing the result to consuming instructions and stages. Architecturally visible extra 
registers are added to route the input operands to the stages and read the result. In short, a 
program segment along with its data flow graph can be mapped on to the cache. Our scheme 
increases cache access time by 1.3%. Our studies with the code corresponding accounting for 
12-15% of the go benchmark show a maximum of 6.5% reduction in execution time for a 16 
xi 
wide issue processor. For each of the individual basic blocks, a maximum speed-up of 6.5x 
while the least was 1.2x, with an average of 3x. Our scheme seeks to reduce instruction 
count; decrease the fetches, issues, and commits; compute certain operations in less than a 
cycle and remove the overhead of the ALU instruction dependencies from the program. By 
doing so this scheme offers better performance by proposing a new method to execute basic 
blocks from general-purpose programs. 
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1. INTRODUCTION 
The crucial and integral part of today's technology is the microprocessor. There have 
been significant improvements with respect to microprocessors in terms of the architecture 
and the physical design. A general-purpose processor executes tasks and controls the 
utilization of the other components. These tasks come from a variety of applications mixes. 
Apart from the general-purpose tasks, the high performance general-purpose 
processors (GPPs) are used widely in various other application domains, media processing 
being one of them. Media processing is a new addition to these domains and it demands a 
high volume of computational capability on the part of the processor. General-purpose 
processors have the problem of having to perform well across a wide range of computing 
characteristics, required by various domains. Specialized computations can be speeded up by 
embedded processors and Application-Specific Integrated-Circuits (ASICs). This integration 
of an ASIC with a general-purpose processor comes at a cost. This is an expensive process. 
The research area of Reconfigurable Computing strives to make computing resources 
reconfigurable. It amalgamates the versatility of GPPs with the specialized computing 
capability of ASICs. Highest performance can be achieved if the memory bandwidth matches 
the demand from the computing bandwidth, or vice versa. There are applications that demand 
a high level of computing power, thus requiring more functional units. On the other hand 
there are circumstances when the on-chip cache memory is under-utilized, causing imbalance 
between computing and memory in various applications. 
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1.1. ABC & RFC 
The idea of Advanced Balanced Computing (ABC) [1] is to strike a balance between 
the computing and memory bandwidths of a processor. Most of the research in 
reconfigurable computing is dedicated to on-chip functional logic by providing highly 
specialized computing resources. The main idea is to dynamically control the resources and 
their utilization depending on the type of application running. 
The current GPP may not be able to provide the dynamic allocation and utilization of 
its resources. One aspect to think about is the amount of real-estate devoted to cache, 
registers and buffers. Cache memory covers more than half of the chip area. The memory 
requirements vary from one application to the other. Thus there are applications for which a 
large amount of cache is of no use. For these applications, it would be better to reconfigure 
some part of the cache for other tasks. Most of the multimedia and digital signal processing 
applications require significant computations. The idea behind Reconfigurable functional 
cache (RFC) [2] is to reconfigure the cache into functional units performing the tasks of these 
applications. The cache is viewed as Look-up Tables (LUTs). The LUTs are filled with the 
configuration required for a specific application. Thus the cache is converted to a specialized 
computing unit. The reconfigurable cache/function unit module can be implemented using 
multi-bit output LUTs that could be integrated into an existing microarchitecture. The RFC is 
integrated into a RISC superscalar microprocessor. 
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1.2. Thesis organization 
The work related to our research is described in Chapter 2. The problem definition is 
presented in Chapter 3 along with the proposed solution by us. Chapter 4 describes the 
architecture of the General-Purpose Reconfigurable Functional Cache (GPRFC) and the 
organization and interconnection of the LUTs within the reconfigurable cache module. The 
working of the microprocessor with the new scheme and the description of the new 
instructions are given in Chapter 5. The analysis of the cache access time overhead due to our 
scheme is done in Chapter 6. Chapter 7 contains the results of simulations performed on 
some Spec95 INT benchmarks. 
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2. RELATED WORKS 
This section outlines other research carried out in development of reconfigurable 
computing systems. 
2.1. Piperench 
The idea behind the Piperench architecture is to have a reconfigurable processor 
coupled with a general-purpose processor. Deep execution pipelines are executed in the 
reconfigurable co-processor [3], [4]. If the required logical pipeline stages are not available 
due to restriction on the number of physical pipeline stages, then the pipeline stages are 
configured at run time. Either configuration caching or data caching can be used to 
implement deep pipelines on limited hardware. The decision is dependent on the nature of 
the computation. 
2.2. GARP 
GARP [5] architecture has an on-chip array of reconfigurable logic elements (LEs), 
each capable of performing a 2-bit logical operation. The main core processor controls the 
reconfiguration of the logical blocks. Structured computations will be performed on this 
reconfigurable array, which has access to the main memory. This scheme has the ability to 
implement computations at the bit level and hence can map more computations. 
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2.3. IRAM 
Patterson et al. [ 6], [7] make a case for bridging the processor memory gap by 
integrating processor and DRAM on a single chip. Such a unit will have more memory 
available on chip and consume less power. This also reduces the memory latency and 
increases the memory bandwidth. 
2.4. Active Pages 
Active Pages [8] computing system divides an application into processor centric and 
memory centric tasks and then computes the memory centric computations in memory. It 
integrates reconfigurable systems with DRAM. Memory contains small amounts of 
configurable logic attached to memory arrays. The system also has a central processor for 
compute centric computations. 
2.5. FlexRAM 
In FlexRAM architecture there are small 32 bit computing engines arranged in arrays. 
The engines perform data parallel operations. There is also a narrow issue super-scalar RISC 
processor on each memory bank. The FlexRAM processor and the host processor share the 
virtual memory. 
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3. PROBLEM STATEMENT AND SOLUTION 
To make use of the cache as specialized computing unit when the need arises, 
reconfigurable routing is necessary within the cache. This routing controls the data flow and 
therefore varies from one application to the other. The routing is fixed if a module can be 
configured for exactly one specific function. No other function can be mapped to this module 
since the routing is extremely specific. The true potential of a reconfigurable cache system 
can be exploited only if various functions can be mapped on to the cache module. According 
to Amdahl's Law, S = 1 I [ (1 - f) + (f Is)], where Sis the overall speedup, f is the fraction of . 
the execution time enhanced and s is the speed up of the enhanced portion. It is evident from 
the above formula that the fraction of the computation time in the original machine that can 
be enhanced, f, plays a vital role for the overall speedup. The limitation of the RFC [2] 
processor is the fact that the RFC can be customized for a couple of Multimedia and DSP 
based applications and cannot be utilized for real world applications. Even if a reasonable 
number of functions were found that could be mapped, each one of them would have their 
own specific routing requirements. Then comes the need to make the routing reconfigurable. 
All this adds to the complexity of the cache structure, in turn increasing the cache access 
time. The increase in the access time can be justified by the performance improvement if 
enough instances of this function are found within the program. The RFC [2] presently can 
be configured for either Convolution or DCT/IDCT. This means that the reconfigurable 
cache module is put into use only for these two functions. For the RFC to be feasible the 
domain of applicability of the reconfigurable cache/function unit module should be wider or f 
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in Amdahl's law has to be increased. The routing, instead of being specific to a high level 
function, should have the flexibility of incorporating any computation with some restrictions. 
3.1. General-purpose Reconfigurable Functional Cache 
The RFC is a right step taken towards making the resources of a general-purpose 
processor reconfigurable. The cache memory is utilized as LUTs, which are filled with a 
predefined configuration for a specific application. The cache then acts as a functional unit 
and can be reverted back to its original mode, which is storing data, when the function is not 
being used often. Here 'often' means a particular frequency of repeated usage of the function 
mapped on the RFC, for which the utilization of cache as a functional unit is justified. Till 
now only two functions, Convolution and DCT/IDCT, have been mapped on this RFC [2]. 
Both these functions require routing, which are independent of each other. 
The General-Purpose RFC (GPRFC) aims at increasing the fraction of the execution 
time that can be enhanced. It is evident from Amdahl's Law that more instances should be 
found where this scheme could be applied. But at the same time the routing should be such 
that most of the functions can be mapped. Our scheme looks at this problem, the applicability 
of the scheme. 
In our scheme, we target basic blocks with the number of instructions ranging from 
15 to 20. The idea is to map these basic blocks on the GPRFC. The GPRFC would consist of 
stages that are configured to perform the task of the ALU instructions. Each stage would act 
like a reservation station waiting on its input operands to be ready. The stages are associated 
with architecturally visible registers. The stages are fed with the inputs by writing to these 
8 
registers. Once ready the stages would perform the necessary task and provide the result for 
consuming stages and instructions. Bypassing the results to other consuming stages is similar 
to the forwarding of results in a superscalar processor. This forwarding is supported with the 
proposed broadcast mechanism. The stages match the tag of the required register and read it 
from this broadcast network. 
In case of general-purpose programs, the basic blocks of loops, and certain straight-
line code are executed repeatedly with high frequency of usage. These program segments are 
targeted for enhancement. Targeting general-purpose programs and not application specific 
programs can solve the problem of increasing the domain of applicability. With the proposed 
interconnection structure within the cache, 32-bit addition, subtraction, anding, oring, xoring, 
shift left and shift right can be performed. Multiplication and division are not incorporated 
since they take up many LUTs, and so are better performed by the original functional units in 
the processor. The other problem, as mentioned earlier, of specialized routing is solved by 
efficiently supporting the communication between the dependent instructions in a basic 
block. The details of this scheme, which helps perform all the above functions, are given later 
in the thesis. 
Most of the programs at the instruction level make use of the above mentioned 
operations interleaved with loads and stores. Each 4-bit LUT can do a 2-bit operation, for 
example, a 2-bit addition. Thus 16 4-bit LUTs are required to perform a 32-bit operation. 
Details are given later in the thesis. Depending on the size of a cache module (8KB to 16KB) 
anywhere between 16 to 32 such operations can be mapped. The new scheme also has extra 
architecturally visible registers, which store the input and output values for these operations. 
Some of the outputs are forwarded to other stages. Here each stage is considered to perform a 
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certain operation. This forwarding is taken care of at the configuration stage. Thus 
dependency between operations can be programmed as part of configuration. A consumer 
stage would wait for the result from its producer stage. Part of the cache module is used as 
registers to avoid having additional hardware in the processor for these registers. 
The idea is to map frequently used basic blocks, loops, procedures, and functions, 
from a program on this reconfigurable cache. The new cache architecture provided, explained 
later makes it possible to map basic instructions on them. The main characteristics of these 
basic blocks, loops, straight-line code, are the frequency of usage, the dependency structure 
between the operations and the role played by the loads and stores in these blocks. By 
dependency structure we mean the dependency between the instructions. The loops can be 
unrolled and fit into the GPRFC, thus giving the advantage of loop unrolling. The GPRFC 
can be viewed as a set of functional units capable of performing any of the above mentioned 
operations with configurable routing between them. The operands are fed to the respective 
functional units of the GPRFC and unit works independently. The producer unit would 
broadcast the result and the consumer would read them by checking the tag attached with 
every result. 
The configuration required for these operations are simplified. For a 32-bit addition, 
all the 2-bit LUTs would have the same configuration. So is the case with the other 
operations. Since the configuration data is copied to different LUTs, the basic configuration 
data requires a small on-chip storage area. Thus the configuration data for a certain operation 
has to be read once from the configuration storage and copied into different LUTs. In order 
to accomplish this replication, extra routing is needed. A brief description of the performance 
overhead of this replication is given later in the thesis. The contents of the LUTs are identical 
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for a given operation as explained later. By taking advantage of this and replicating the 
configuration data, configuration time can be drastically reduced. Configuration data is also 
required for the routing between stages. 
To do all this, the compiler has to be more intelligent. It's the job of the compiler to 
walk through the code searching for loops, procedures, functions that can be mapped. Not 
only should these blocks be mappable but the compiler should also check whether executing 
a block in the cache would actually improve performance, keeping in mind the configuration 
overhead. For this to be true, the loops should have high parallelism, few memory accesses, 
and repeated usage. The compiler would then insert the configuration instructions and the 
instructions to pass values to and from the reconfigured cache unit. 
The main benefits of this scheme are: 
1) Loop unrolling and parallelism in the unrolled instances of the loop is 
exploited. 
2) Less overhead of configuration time as compared to configuration for 
specialized applications. 
3) Reduction in instruction count. 
4) The original functional units are free to compute other parts of the 
program that can run in parallel with the mapped code. 
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4. GENERAL-PURPOSE RFC 
In this chapter, the architecture of the GPRFC is described. Starting with an 
introduction to the multi-bit LUTs and the choice of LUT size for our simulation, this section 
describes the organization, interconnection between LUTs and computation time for the basic 
operations like addition, subtraction, and, or, xor, shift left, shift right. As explained earlier, 
multiplication and division operations are not considered due to the high number of LUTs 
required to perform them. The division of a cache module into functional stages, each 
capable of performing one of the above mentioned operations is explained along with the 
interconnection between these stages. 
4.1. Multi-bit LUTs 
A Look-up Table (LUT) is a memory cell, which acts as a functional unit when filled 
up with the truth table of the function required. The inputs act as addresses to this memory 
cell and the output data is the result of the function. In general the number of inputs in LUTs 
are four with one output. As explained in [2], this keeps the overall operation and routing 
efficient. This however is not a good fit for cache memory architecture. [2] proposed to use 
multi-bit LUTs instead of single bit LUTs. Multi-bit LUTs, for e.g., n-bit LUTs can be used 
to produce n 1-bit output functions, one n-bit output function or some other combination of 
these two possibilities. We will be using the multi-bit LUTs to produce multiple outputs for a 
single function at a time. This scheme is better suited for cache than the single output LUTs 
because of the area overhead in terms of the decoders in the cache with a large memory block 
12 
size. A multi-bit output LUT can be used to implement more than one function as long as the 
number of inputs is not exceeded. 
In order to implement an adder with more than 2-bits input operands, many such 
LUTs will have to be interconnected to achieve the desired function. This organization 
depends on the size of the multi-bit LUT. No interconnection is necessary if the LUT is large 
enough to hold an entire computation. Also the area for decoders reduces since multi-bit 
LUT requires only one decoder with multiple inputs. This is however achieved at the cost of 
overall memory requirement, which increases exponentially with the number of input bits. 
Therefore choice between single output and multi-bit LUT depends on the computation 
characteristics and the area restrictions. 
4.2. Size and access time of LUT 
4.2.1. Size 
Our simulation is based on a 8KB size cache with 128 bits per block and 16-bit wide words. 
The 4-LUTs have 16-bit output. Figure 4.1 shows one such LUT with 4 inputs and 16 
outputs. 
4.2.2. Access time 
The access time for data cache is anywhere between 1-2 cycles in a typical processor. In this 
study, we chose 1 cycle for the cache access time. Our simulation is based on 256KB cache 
organized as 4-way set associative with 16 bytes wide cache line. The cache access time for 
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such a cache has been analyzed using CACTI [9]. The percentage of the cache access time 
attributed to various factors is specified in Table 4.1. 
Table 4.1: Breakdown of cache access time. 
Decode Word line Bit line Sense Amplifier External Driver 
56% 22% 8% 7% 7% 
A single LUT is much smaller and faster than the 8KB cache memory. For a cache access, 
56% of the time is taken by the decoder, 22% by the word line delay, another 8% by the bit 
line delay and the remaining 14% by the sense amplifier and external driver. In the case for 
segmented memory organization, the decoding will be performed by two decoders. The 
bigger decoder with 12 inputs would select one of the LUT rows, while the smaller, 4 input 
decoder would select one of the 16 rows of the selected LUT row. The delay of the larger 
decoder would influence the decoder delay. For the GPRFC, only the 4 input decoder will be 
used as opposed to the parallel operation of the 12 input and the 4 input decoder. Hence the 
decoder delay can be factored by 3. The word line delay would also change in the GPRFC 
operation mode. For normal operation, the output of the decoder has to drive the word line 
that stretches across the width of the module. In the case of the GPRFC mode, each LUT is 
fed by different inputs. These inputs are aligned in a manner so that the routing from required 
is minimal. This reduces the length of the word line to be driven by a factor of 8, since there 
are 8 LUTs in each row. Therefore the word line delay can be factored by 8. Also the sense 
amplifier and external driver are not used for the GPRFC. This gives us around (56/3) + 
(22/8) + 8 = 30% of the cache access time. Hence we have used an access time of half a cycle 
14 
for a single LUT access. The computation time for each of the functions will be specified in 
the following sections. 
4 bits 
4LUT 
16 
bits 
16 rows 
Figure 4.1: 4-LUT. 
4.3. Organization and interconnection for individual operations 
4.3.1 Addition and subtraction 
Since we are targeting a 32-bit MIPS architecture, the GPRFC addition and 
subtraction have 32-bit input operands. The 4 inputs restrict us to implement no greater than 
a 2-bit addition. The addition is organized as Carry Select Adder (CSA) [2] with each LUT 
using 6 of the available 16 outputs. Three outputs for carry input 0 and three for carry input 
1. 
The two sets of 3 bit outputs of the LUT would act as input to a multiplexer, which 
would choose one of the sets depending on the input carry from the previous stage. The third 
bit would act as input carry for the next stage. Since each LUT performs a 2-bit addition, 16 
15 
LUTs are required to perform a 32-bit addition. The interconnection of the sixteen 4-LUTs is 
shown in Figure 4.3. 
16 rows 
2 bit 
adder 
2 bit 
adder 
2 bit 
adder 
2 bit 
adder 
3 bits Cin=l 3 bits Cin=O 
3 bits Cin=l 3 bits Cin=O 
1 hit• C'in= 1 1 hit< C'in=O 
Cout S2 Sl Cin 
to next stage from previous stage 
Figure 4.2: 2-bit CSA Adder. 
2 bit 
adder 
2 bit 
adder 
2 bit 
adder 
2 bit 
adder 
2 bit 
adder 
2 bit 
adder 
2 bit 
adder 
2 bit 
adder 
2 bit 
adder 
2 bit 
adder 
2 bit 
adder 
2 bit 
adder 
0.5KB 
Figure 4.3: 32-bit Adder/Subtractor using 0.5 KB. 
Computation time: The 32-bit addition is performed by accessing the sixteen 4-LUTs in 
parallel, followed by the multiplexer propagation. Therefore the total computation time for a 
32-bit addition can be calculated as the access time for a single LUT plus the multiplexer 
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propagation delay. We have calculated the time for a single LUT access as half a cycle in 
section 4.2.2. With the multiplexer delay the whole addition can be completed in half a clock 
cycle. To take advantage of this short computation time of half a cycle and not waste the 
remaining half, we propose to clock the stages of the GPRFC with double the processor clock 
frequency. Thus two additions can be completed in a single cycle. The stages waiting on such 
a result can wake up in the same cycle. 
4.3.2 AND I OR I XOR 
As was the case for addition, the bitwise operations too work on 32-bit input 
operands. Again the 4 inputs of each LUT, restrict us to implement no greater than a 2-bit 
operation. Only 2 output bits are used instead of the 16 available, since the output of a 2- bit 
bitwise operation is 2 bits. Each LUT therefore performs a 2 bit bitwise operation. We 
therefore require 16 LUTs to perform a 32 bit bitwise operation. 
16 rows 4LUT 
.... 
02 01 
Figure 4.4: 2-bit bitwise operation. 
Computation Time: The 32-bit bitwise operation is performed by accessing the sixteen 4-
LUTs in parallel without any multiplexer propagation, as was the case with the 
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addition/subtraction. Therefore the total computation time for a 32-bit addition can be 
calculated as the access time for a single LUT. Though this time is less than half a cycle, we 
have assumed computation time of half a cycle for 32-bit bitwise operations. With double 
clocking these operations would provide the result in the same cycle. 
Fl Fl Fl Fl Fl Fl Fl Fl 
00~~~~~~ 
Fl Fl Fl Fl Fl Fl Fl Fl 
o~~~~~~~ 
Figure 4.5: 32-bit bitwise operation using 0.5 KB. 
4.3.3 Shift operation 
0.5 KB 
In case of shift operations the number of bits by which an operand has to be shifted is 
a criterion to be considered for mapping on the reconfigurable cache. The shifting operation 
is done in stages. We work with a barrel shifter implementation. In this implementation, the 
first stage would be a shift by 1 followed by a shift by 2 followed by a shift by 4 and so on. 
Therefore to implement a shift from 0-15 we require 4 stages. We implement the shifter in a 
slightly different manner by using only two stages for a 0-15 shift instead of four. As shown 
in Figure 4.6, the first stage takes the two least significant bits of the shift amount and shifts 
the operand by 0, 1, 2, or 3 depending on the 2-bit input. This stage is actually a combination 
of the first two stages of a barrel shifter implementation. Similarly the second stage shifts the 
output of the first stage by 0, 4, 8, or 12 depending on the remaining two bits of the shift 
amount. Thus a total shift range of 0-15 can be achieved by using two stages. 
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input 
Stage 1 Shift by 0, 1, 2, or 3 bits Sl 
S2 
S3 
Stage 2 Shift by 0, 4, 8, or 12 bits 
S4 
output 
Figure 4.6: Shifter implementation. 
Table 4.2: Shifter truth table. 
S4 S3 S2 Sl Stage 1 (s2, sl) Stage 2 (s4, s3) Total 
shift amount 1 shift amount 2 shift amount = 
shift amount 1 + 
shift amount 2 
0 0 0 0 0 0 0 
0 0 0 1 1 0 1 
0 0 1 0 2 0 2 
0 0 1 1 3 0 3 
0 1 0 0 0 4 4 
0 1 0 1 1 4 5 
0 1 1 0 2 4 6 
0 1 1 1 3 4 7 
1 0 0 0 0 8 8 
l 0 0 1 1 8 9 
1 0 1 0 2 8 10 
1 0 1 1 3 8 11 
1 1 0 0 0 12 12 
1 1 0 1 1 12 13 
I 1 1 0 2 12 14 
I 1 1 1 3 12 15 
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These stages are sequential in operation and therefore the time taken is directly 
proportional to the number of stages. In our scheme we have restricted ourselves to a shift 
amount in the range 0-15 bits. The number of stages required is therefore 2. 
Each LUT takes 4 bits as input, 2 from the operand to be shifted and the other 2 being 
the shift amount. Each shifter stage with 32-bit operand thus requires 16 LUTs. A shift range 
of 0-15 requires 2 stages, which in tum need 32 LUTs. Thus a shifter with a 32-bit operand 
and a shift range of 0-15 can be implemented using 1 KB of the cache module. 
Computation time: All the look-ups in each stage are performed in parallel giving us 
a stage delay equal to that of a LUT. The two stages operate in sequence. The total time taken 
for the above shifter implementation can be approximated as two LUT look-ups one after the 
other. The computation time is assumed to be equal to 1 cycle since each LUT has a delay of 
less than half a cycle. 
4.4. Division of cache module into functional stages 
As explained earlier, our simulation is based on a 8KB size cache with 128 bits per 
block and 16-bit wide words. The 4-LUTs have 16-bit output. This is consistent with [2]. 
Each LUT therefore has 4 inputs and 16 outputs, giving a storage capacity of 16x16bits = 
32bytes/LUT. 
The 8KB cache module has 32 rows, with 8 LUTs in each row. This gives a total of 
32x8x32bytes = 8KB. A stage is capable of doing the basic 32-bit addition operation, which 
requires 16 LUTs, i.e., 2 rows of LUTs in the cache module. Since we have 32 rows of 
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LUTs, a 8KB cache module can accommodate 16 such stages. Figure 4.7 shows the stages in 
an 8KB cache module. 
~·································· ..................................................... . 
Stage 1 
~················································································································· 
~····················································································· 
Stage 2 
~···················································································································· 
~········································· ··········································· 
Stage 16 
~···································································································· 
Figure 4. 7: Internal organization of a SKB cache module. 
Each of addition, subtraction, and, or, xor operations requires exactly one stage. A 
shift operation requires 32 LUTs and therefore takes up two such stages. The operations that 
can be mapped on to the cache module can be classified into two groups, depending on the 
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number of stages required. Group 1 requires one stage (add/sub/and/or/xor) and Group 2 
requires two stages (shift left/right). It is therefore possible to map 16 operations from Group 
1, or 8 operations from Group 2, or a combination of these operations, on an 8KB module. 
4.5. An example 
Table 4.3 shows the original code to be mapped and the corresponding GPRFC code 
to be executed. Figure 4.8 shows the stages of the module and the operation they have been 
configured to perform. The original code can be mapped in several ways. The GPRFC code 
and the mapping shown are one of the possible mappings. 
Table 4.3: Code example. 
Original Code GPRFCcode 
1. lw $2, 20($fpj__ .... 
2. sll $2,$2,2 ------------------).. a. lw C1,20($fp) 
3. lw $3, 92($Wr------------------ > b. lw C3,92($fp) 
4. addu $2,$2,$3 ,;;r c. lw C4, 16($fp) 
5. lw $20,0(·$2.J__ ,,,,,,,,,"" d. lw C6,88($fp) 
6. lw $2J6($h>f-~::•<--~~-~~:;><':: e. 
7. sll $2,$2,2 _...._.... .. ....-....- _ _......-" f. 
8. lw $3,88($Jp) ,,,,.,,,.... . .. . 
lw $16,0(C6) 
9. addu $2,$2,$3 ,,,,.,,,.,,,. ... . 
, ............... ' 
10. lw $16,0(-$2) 
lw C1,22($fp) 
-----)• 
lw C3,9J:_(_$fp_J __ .,.) 
lw C4,J6($fp) 
c: 
lw C6,88($fp) 
c: 
Stage 1 
Shift 
Stage 3 
Add 
Stage 4 
Shift 
Stage 6 
Add 
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<.....__ 
Figure 4.8: Mapping of instructions. 
4.5.1 Mapping of ALU instructions 
lw $20,0(C3) 
2 
lw $16,0(C6) 
SKB module 
In the above example, the original code is mapped on the GPRFC. The first step is to 
map each of the ALU instructions to different stages of the GPRFC. The loads and stores are 
mapped to the load store unit of the microarchitecture. Instruction 2 is a shift instruction and 
is mapped to the first stage. Since shift requires two stages for operation, the first two stages 
of the GPRFC are used up for this purpose. The other shift, instruction 7 is mapped to stages 
4 and 5. Similarly the add instructions 4 and 9 are mapped to stages 3 and 6 respectively. 
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These mappings are shown in Figure 4.8. Since the stages are already configured to perform 
a certain task, the GPRFC code does not have the ALU instructions. 
4.5.2 Routing input operands and reading results 
The instructions in the GPRFC code are responsible for routing the input operands to 
the specific stages. For example, the destination of instruction 1, lw$2,20($fp), is an input to 
instruction 2, sll $2,$2. Since instruction 2 is already mapped to stage 1 of the GPRFC, the 
result of the load has to routed to this stage as shown in Figure 4.8. In order to do this, the 
destination of instruction 1 is mapped to C 1, Stage 1 register. Result of such a register 
mapping on instruction 1 gives us instruction a, lwC1,20($fp). Similarly other load 
instructions providing the inputs to an ALU instruction have their destination register 
mapped to a C register depending on the stage to which the consumer ALU instruction is 
mapped. The problem of reading the results is also solved by mapping the source register of 
the instructions that use the result of an ALU instruction with the appropriate C register. For 
example the source register, $2, of instruction 5, lw$20,0($2), is the result of the instruction 
4, addu$2,$2,$3. Since the add instruction is mapped to stage 3, the source register of the 
load instruction is mapped to C3. Instruction e is the GPRFC equivalent of instruction 4. 
Some of the instructions have constant operands. This is taken care of during the 
configuration step. The constant values are written to the respective input operands as part of 
the configuration process. Details regarding the input registers are given in 4.6. and Chapter 
5 and 6. 
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4.5.3 Dependency structure 
The dependency between instructions is configured into the stages. Each stage is 
configured to read a specific register as its input operand. Stages might either need its result 
as a destination of an instruction or from the result of another stage. Stage I falls under the 
first category since it waits on the result of Instruction a, lwC1,20($fp). Stage 3 falls under 
both the categories. One of its inputs is the result of Instruction b, lwC3,92($fp), while the 
other is the result of Stage 1. This information is part of the configuration for Stage 3. Stage 3 
would wait for Stage 1 to broadcast its result on the broadcast bus (explained later) and read 
it. The broadcast bus serves the function of a result bus in superscalar processor. 
4.6. Input registers 
Each stage requires storage for its input operands. We propose to add an extra cache 
line for every stage to hold the input operands. A total of 16 cache lines are required for this 
purpose for a 8KB module with 16 stages. These cache lines would read from the global bit 
lines when the respective operand is broadcast, as shown in Figure 4.9. 
In the example considered, Stage 1 waits for the result of instruction a, lwC],20($fp ). 
The result of the load instruction would be broadcast on the broadcast bus along with the 
register number and a producer flag indicating that the value broadcast is the result of an 
instruction. Extra logic is required for the comparison of the broadcast registers' tag with the 
required register type. Stage 1 performs the tag match and reads the result of the load 
instruction. 
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Some stages wait for the result of another stage. This is the case with Stage 3. One of 
its inputs is the result of Stage 1. There is no instruction, which controls this bypassing. After 
Stage 1 completes its operation, it broadcasts the result on the bus with the producer flag 
specifying identity of the producer (Stage 1). Stage 3 matches the tag and reads it from here. 
The extra cache lines add to the bit line capacitance and affect the access time. These 
issues are discussed later in the thesis. 
~4b". its 
4 
32 cache lines 
16 byte wide extra cache line 
Single stage with 16 LUTs 
Figure 4.9: Extra cache line for a single stage. 
ip2 
The two operands are interleaved in chunks of 4 bits as shown in Figure 4.9. This is 
done in order to ease the routing from these input cache lines to the LUTs in the stage. Each 
operand is divided into chunks of 4 bits and interleaved with the other operand: 4 bits of ipl, 
4 bits of ip2, 4 bits of ipl and so on. 
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4. 7. Result registers 
Each of the stage needs to store its result in a storage visible to the micro-architecture. 
This gives a total of sixteen 32-bit registers. Instead of implementing this storage separately, 
we have made use of the last stage to store these results. Our simulation considers the cache 
module width/cache block size to be 16x8 bits = 16 bytes. 
The connection between these registers and the stages can be accomplished by a 
broadcast mechanism. In the cache organization considered for our simulations, the width of 
the cache module is 16 bytes. This gives us 16x8 = 128 global bit lines running vertically 
across the cache module. We propose to use these bit lines to broadcast four 32-bit registers 
(16bytes) at a time over the cache module across all the stages. Along with the 32-bits for 
each register, there would be a tag identifying the register number being broadcast and a 
producer flag indicating whether this register is the destination of an instruction or the result 
of another stage. All the stages have access to these bit lines and can either read or write 
these lines. Each stage would be configured initially to read or write to a specific register. 
Every stage can match the required register number with the tag and read from these global 
bit lines. The stages can also write to these global bit lines when a result is ready. On the 
other hand more than one stage can read from the same register. The bit lines to accomplish 
this broadcast are already part of a cache architecture. 
These registers are part of the architecture's register address space. The usage of these 
registers in a program will be explained later. 
Figure 4.10 shows the cache module with the interconnection between the stages and 
the registers. 
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Each stage would be configured to do a certain operation. The values are written to 
and read from these functional units using the new instructions explained later. Each of the 
registers is given a specific name, which can be used in the program. Thus reading the result 
of Stage 1 is equivalent to reading the register C1• The dependence of one stage on another is 
also part of the configuration. The consumer stage would wait for the respective register to be 
ready (by the producer stage), and read it if the producer flag indicates that the register is 
written by a stage in the GPRFC and a tag match occurs. All this requires extra logic to 
manage the timing and the registers to be broadcast. 
Arrows signify 
reading or writing 
to these global bit 
line . 
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< 32bits > < 32bits > < 32bits > < 32bits > 
} Stage 1 
Stage 2 
Stage 15 
Figure 4.10: Interconnection between the stages and the registers. 
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5. GPRFC MICROPROCESSOR 
In this general-purpose reconfigurable cache module architecture, we have assumed 
that the data cache is partitioned into cache modules, some of them dedicated while the 
others are reconfigurable. For our simulation purposes a cache module is of 8KB, which can 
act as a regular cache module or as a special purpose unit. The total cache size is 256KB. 
When acting as a special purpose unit, the cache module is configured into a number 
of functional units, which perform either an addition, subtraction, and, or, xor, shift left, or 
shift right, and also act as storage for the 16 extra registers. The management of the 
functional units within the cache is taken care of by the configuration. The micro-architecture 
only has to initiate the functional units by writing to and reading from the respective stage 
registers. This is carried out by executing new instructions while in the GPRFC mode. This 
section explains the working of the GPRFC Microprocessor in this mode. Also in this 
section, we describe some new instructions and added responsibilities of other instructions. 
5.1. Working of the GPRFC 
The process of mapping a basic block (straight line code, loop body, part of loop 
body etc.) on the cache and its execution consists of several steps. The first step is the 
configuration loading. This involves filling the LUTs with the predefined configuration 
depending on the operations to be performed by the stages of the GPRFC. This step also 
needs to establish the dependency between stages for the case when a stage is the consumer 
of another stage's result. Certain stage registers are marked as loop dependent registers. The 
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importance of loop dependence registers will be explained later. The next step is the 
computation step wherein the stages in the GPRFC wait on their operands to be ready for 
execution. This step consists of one or more sequences of initialization followed by 
execution. As the name suggests, initialization, initializes the GPRFC to its starting state. 
Thus after every stage is executed once, the initialization has to be done to bring the GPRFC 
back to its initial state. The last step of course is the conversion of the GPRFC into a 
conventional cache. 
Flags 
i/plready i/p2ready 
i/pltype i/p2type 
loop_dep loop_dep 
o/p ready state 
operation 
constant dest. of instruction 
or output of another stage 
i/p 1 
i 
constant dest. of instruction 
or output of another stage 
i/p 2 
output 
Figure 5.1: Flags for a single stage. 
i/plready, i/p2ready -7 Input ready flags. 
i/pltype, i/p2type -7 Input types. 
Possible values: 1 ~I ~ 16 -7 output of Stage /, 
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0 -7 constant, 
32 sl s63 -7 C[I-31 }, destination of an instruction. 
loop _dep -7 Specifies whether the i/ps are loop dependent. 
olp ready -7 Output ready flag. 
state -7 This specifies the state of the stage. 
Possible values: 0 -7 not issued (inputs not ready), 
1 -7 issued but not completed (inputs ready), 
2 -7 completed and result ready. 
operation -7 Identifies the operation being performed. 
Out of all these flags, the ilpltype, i/p2type, loop_dep and operation flags are 
assigned a value during the configuration step. Once assigned, the values do not change for 
that mapping of the GPRFC. The other flags are initialized during the initialization step and 
are modified during the execution. 
5.1.1 Configuration 
This is the step, which involves setting up the GPRFC and building the foundation for 
the work to be done. The work in this context is the execution of the basic block. Once this is 
done the basic block can be executed any number of times without any need for 
reconfiguration. Other basic blocks with same dependence structure but different inputs, can 
also use the same configuration. Configuration is composed of the following 3 most 
important tasks: 
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1) LUT loading: 
From the time point of view, it accounts for most of the configuration time. The task 
is straightforward and has the goal of filling up the LUTs with the respective pre-defined 
configuration. The actual configuration to be loaded depends upon the operation mapped on 
the stage. We have considered a 8KB cache module to hold the whole basic block. The worst 
case time would be for writing all the stages with the respective configuration. But it is not as 
bad as it sounds. There is a way around this as explained below: 
Write and Broadcast Scheme 
We can take advantage of the fact that every LUT in a stage holds the same 
configuration. As explained earlier, for a LUT implementing a 2bit CSA adder, l 6x6 bits are 
required. All the other 15 LUTs in that stage would have the same configuration. This is true 
for the other operations too. 
To take advantage of this fact, there has to be a broadcast mechanism, which would 
copy the configuration to all the LUTs. Each unique configuration has to be written to the 
cache only once and the broadcasting would copy them to all the relevant LUTs. The 
mechanism should be capable of copying the data horizontally to all LUTs in the same row 
and vertically to other stages with the same configuration. This Write and broadcast 
mechanism will drastically cut down the configuration time. 
As mentioned earlier the replication of each unique configuration data has to be done 
horizontally to all LUTs in the same stage and vertically to the LUTs of other stages that 
have to be configured for the same operation. 
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Basically, a cache write is accomplished by driving the data on the data lines and then 
enabling the word line enable signals. The horizontal replication manipulates the data being 
driven on the data bus while the vertical replication manipulates the word line enable signals. 
Horizontal replication: The cache module has 8 LUTs in each row. This means that 
the configuration data for each LUT has to be written to 8 LUTs at the same time. Each LUT 
is 16 bits wide while the cache is 16 bytes wide. The 16 bytes can be viewed as eight 
columns of 16 bits each, one for each LUT. The main idea is to drive each unique 16-bit 
configuration on all the eight columns. This is because all the LUTs in the same row have the 
same configuration. Thus the 16 bytes would actually have eight copies of the 16-bit 
configuration. This can be accomplished by storing configuration in block size format. After 
driving the 16 bits on the eight columns the word line is activated, thus writing to all the 
eight LUTs of that row. 
Vertical replication: Horizontal replication takes care of the configuration loading to 
all LUTs of the same row by driving each data bit to eight data lines thus replicating the 
configuration eight times. Vertical replication has to do the same in the vertical direction. To 
achieve this the extra logic has to manipulate the word line enable signals from the output of 
the row decoder by overriding them. Once the 16 configuration bits are replicated on the 16 
byte wide global bit lines, by the horizontal replication process, the vertical replication 
process should enable the respective word line enable signals for all the stages that require 
the same configuration. By doing so the 16 bytes would be written to all the LUTs that need 
the same configuration. 
Overhead due to replication process: During the normal working of the cache, a 
single word line is enabled for a write access. The bit line hence has to drive one memory 
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cell. In the replication process, each bit line drives more than one memory cell. The number 
of memory cells driven at a time is dependent on the number of stages that require the same 
configuration. This affects the bit line delay, which is a fraction of the write access time. 
Figure 5.2 shows a single SRAM cell with the precharge circuit. First the write data 
is driven on to the bit lines by enabling the write-enable transistors (Nl,N2) with the write 
signal. Finally the word signal is asserted. Either the bit or -bit is driven to V ss, while the 
other bit line is driven to a threshold below V00. Consider the case when the output of the 
inv2 was high before writing. This node has to be discharged through the transistors N3, Nl, 
and ND (the driver transistor). The pass transistor N3 introduces a resistance in the path of 
the discharge. 
During the replication process, the charge from all the memory cells driven 
simultaneously, has to be discharged though the same path. More the number of memory 
cells to be written more will be charge to be discharged. The N3 transistor is part of the 
SRAM cell. Making this transistor stronger will have a direct impact on the size of every 
SRAM cell and in tum affect the overall memory array size. On the other hand there is only 
one Nl and ND transistor associated with each bit line. These transistors are not part of the 
memory array. In order to aid the discharge of several memory cells simultaneously, we 
propose to increase the size of these transistors and make them strong enough to discharge 
the total charge. The affect of this would have minimal affect on the whole memory area 
since only four transistors (two each for bit and -bit) per column are resized. For a 256 KB 
cache with 16 bytes wide words and 4 way set associative, each way would be 64 KB. Each 
way is therefore equivalent to 64K I 16 = 4K words. Each bit line would have 4K SRAM 
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cells associated with it, giving us a total of 4Kcells x 6 transistors/cell = 24K transistors. 
Resizing four transistors for every 24K transistors is negligible. 
word 
N5 
I 
I 
I 
Vnn 
- bit- -------.... 
\~----+--\ 
I 
write 
write data 
bit 
Figure 5.2: SRAM cell. 
cross coupled inverters 
discharge path 
To give a certain idea regarding the number of SRAM cells that may have to be 
driven simultaneously, consider the instruction mix shown in Figure 7.1. On an average 28% 
of the instructions are Add, while 40% of the instructions are ALU instructions. It can be 
concluded that 70% of ALU instructions are Add. A 8KB GPRFC can hold 12 instructions 
with two shift (two stages per shift operation) instructions for an average instruction mix. Out 
of these 12 instructions, 70% x 12 = 9 of them would be Add instructions. Therefore for an 
average instruction mix, 9 stages would require the same Add configuration. Other stages 
could also share configuration for some other operation. For an average instruction mix the 
maximum number of cells that might have to be written simultaneously would be 9. If all the 
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instructions mapped were of the same kind, this number would have the maximum value of 
15. 
Operation Bits per LUT 
Add/Sub l 6x6bits = 96bits 
And 16x2bits = 32bits 
Or 16x2bits = 32bits 
Xor 16x2bits = 32bits 
Shift 16x6bits = 96bits (average) 
Total 288bits 
On-chip Configuration storage 
As explained earlier, the LUT contents are exactly same for a given stage. This is true 
for all the operations. In the previous implementations of the RFC [2], the configuration is 
carried out by accessing the lower level of memory. This is an overhead that has to be 
brought down for better performance. 
In our case the unique contents of the LUTs are extremely small. As shown earlier, 
this is around 288 bits. We therefore propose to have a separate on-chip storage for the 
configuration. The compiler would know the location of the configuration before hand for 
every operation that can be mapped on to a stage. As and when required, the compiler would 
insert instructions to transfer this configuration into the GPRFC. Thus there is a drastic 
reduction in configuration time since there is no need to go off chip. The only overhead here 
is to have an on-chip storage and the routing of its contents onto the cache data bus. 
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2) Dependency establishment: 
In any program, there are dependencies between instructions. The consumer 
instruction waits for the producer instructions to complete execution and provide the result. 
Since instructions are mapped on to stages in the GPRFC, there is a need for forwarding of a 
result from one stage to another. Establishment of this dependency is done as part of the 
configuration step. Each stage would have information regarding the stage on which it 
depends. This is specified by the i/ptype flag as shown in Figure 5 .1. 
In the example considered, Stage 1 waits for the result of instruction a, lwC1,20($fp ). 
This dependency would be specified by the ilptype flag of the corresponding input operand. 
In this case the flag would have a value 32 indicating that the input is the C32-31 7 C1 and 
this is the result of an instruction. Similarly one of the inputs for Stage 6 is the result of Stage 
4. For Stage 6 the flag for the corresponding input would have a value 4 indicating that the 
input is the result of Stage 4. 
3) Loop dependency establishment: 
In case of loop bodies, loop dependent variables play an important role. A variable 
generated internally as part of the body could be used in the next iteration. In the case of the 
GPRFC, result of stage i in iteration x, could be used as input for stage j in the next iteration 
x+ 1. This information is configured by marking stage j with the loop _dep flag. How this 
helps will be explained as part of the initialization process that follows. 
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Configuration Cost 
As explained above the configuration process has to perform the two basic tasks of 
configuring the individual stages of the GPRFC and loading the LUTs with the configuration 
data. The amount of unique configuration data to be loaded into the module is calculated as 
288 bits. But this does not include the configuration that needs to be done in order to 
configure the stages to perform a certain operation and to initialize the various flags of each 
stage. 
Apart from the LUT loading, following are the bits to be initialized for every stage 
being configured. 
• i/pltype, ilp2type -7 Input types. 
Possible values: 1 :s; i :s; 16 -7 output of Stage i, 
0 -7 constant, 
32 :s; i :s; 63 -7 Reg[i-32], destination of an instruction. 
• loop _dep -7 Specifies whether the i/ps are loop dependent. 
• operation -7 Identifies the operation being performed. 
Total flags -7 
6bits x 2 =12 
lbitx2 =2 
3bits =3 
17 
Shift operations account for a 6th of the ALU operations in the SPEC benchmarks 
[12]. To find the average balance of shift and other ALU operations, let x be the number of 
shift operations mapped. Therefore number of other ALU operations mapped will be 5x. 
Since a single shift operation takes up 2 stages, the total number of stages will be 5x + 2x = 
15. This gives us x = 2. Therefore 2 shift operations and 10 other ALU operations are 
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considered to be mapped. Total number of stages to be configured is 12. Out of the ALU 
operations, 78% of them use immediate operands, constants [12]. 
Number of bits to initialize stages = #stages [#flags + 0.78(#bits/constant)] 
= 12 [ 17 + 0.78x32] 
= 504 bits = 63 bytes. 
In order to fill the LUTs, we need to transfer the LUT contents from the on-chip storage into 
the respective LUTs. The compiler inserts specific load operations to accomplish this task. 
Each configuration for each operation is loaded only once. The stages already have the 
information regarding the operation that they have to be configured for. Thus all stages 
configured for the same operation read the broadcast configuration from the global bit lines 
simultaneously. All this requires extra logic, which is explained later in the thesis. As 
calculated above, for an average instruction mix, we would have 9 adds, 2 shifts, and 1 
bitwise operation. Each of these 3 operations have unique configuration. This gives us a total 
of 3 x (data for each stage/line size) transfers. Data for each stage is equivalent to cache 
module size I# of stages = 8KB I 16 = 0.5KB. For line sizes of 16 bytes, 32 bytes, and 64 
bytes, the above value comes to 96, 48, and 24 respectively. 
Instructions 
During the configuration step the compiler inserts instructions that load the GPRFC 
with the appropriate configuration from the on-chip storage. The compiler has prior 
knowledge of the locations of the pre-defined configuration for each stage. These instructions 
basically load the cache and are therefore similar to store instructions. 
sw _gprfc ca, cl ca - Configuration Address on-chip. cl - cache line. 
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Decoding - i) The opcode for this instruction would also have the cache module, 
which has to be used as the GPRFC. ii) The cl, specifies the cache line in that module which 
has to be written~ iii) The configuration data is obtained from the on-chip storage using the 
configuration address specified by ca. 
Execution - i) The module is put into the GPRFC mode if it is not already in that mode. ii) 
The configuration data is written into the cache module at the specified cache line and also to 
other cache lines, which require the same configuration. 
5.1.2 Computation 
Once the configuration is completed, the stage is all set for the execution to proceed. 
First all the stages are initialized and then all that is required is to route the input operands to 
the respective stages and write back these results. While in the GPRFC mode, each stage 
waits on its operands to be ready, and then performs the necessary operation. The result 
would be passed on to other consumer stages or used as input in the following instructions. 
Once the result is ready an o!p ready flag is set. Before this stage executes again there has to 
be an initialization to clear these o/p ready flags. The computation step therefore consists of 
sequences of initialization followed by execution. 
The initialization and execution steps will be explained with the aid of the earlier 
example. 
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Initialization: 
Once the configuration is done and before the execution begins, the GPRFC including 
the stages and the different flags have to be reset to their initial state. This is carried out by 
initialization process. Following are some of the important roles of the initialization process: 
• The flag indicating the operands ready are initialized depending on the stage 
requirements. This is done by resetting the i/plready, and i/p2ready flags. This means that 
the stages will read a new set of inputs for the operation to be performed by them. A special 
case is when an input has the loop_dep flag set, marking the operand as loop dependent. In 
this case, necessary arrangements are made to make sure that the value from the previous 
iteration is not cleared out since it is loop dependent. The same value will be used in the new 
iteration and therefore the initialization does not clear those flags. The constant values are 
written to the input operands during the configuration stage. These i/p ready flags are 
initialized to 1 since they already have the values. The o/pready flags are also reset during 
this step. 
With respect to example considered i/plready flag of Stage 1 (C1) and Stage 4 (C4) 
are set to 1 since they are constant values. This is shown with arrows in Table 5.1. The olp 
ready flag of all the stages are reset to 0 during this step. 
•All the stages are marked as 'not issued' and 'not completed' by resetting the state 
flag. Thus for every initialization each stage executes only once. The stages have to wait for 
another initialization before they can start the computation, once the inputs are ready. 
All the stages in the example have initial state values as 0. Table 5.1 is the snapshot 
of the flag bits during execution. Hence the Stage 1 (C1) has a state value of 1, 'issued but 
not completed'. 
Instruction Issue Execute 
lw C1,20($fp) • • 
lw C3,92($fp) • • 
lw C4,J6($fp) • • 
lw C6,88($fp) • • 
lw $20,0(C3) • 
lw $16,0(C6) • 
Execution: 
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Table 5.1: Snapshot I. 
Write result Flag bits C1 C3 
·------- i/plready 1 0 ------- ...... _____ ---
i/p2ready:l ~ 1 1 •, 
' ', ,~ ............... 
·------- --- Stats>' ,'1 0,-------- _,, -----1-----------
o/p ready 0 0 
C4 c6 
1 0 
-, l': 
l'' \0 ' ' ' ' I \ \ 
/ 1 ~\ 
0 
I 
I 
0 
I 
I 
I 
I 
I I 
I I 
I I 
I I 
I I 
I I 
I I 
I I 
I I 
I I 
I 
I 
I 
I 
I 
I 
I 
/ I 
Set during initializatiaru~,,/ 
After the initialization is done, the execution begins, which is simply feeding the 
stages with the appropriate inputs. This is done by the instructions with the new stage 
registers as the destination. 
The stages have the i/plready and i/p2ready flags to indicate whether the inputs are 
ready. These flags are like the operand ready flags in a reservation station. When both 
operands are ready, the instruction issues. The instructions with the stage registers as the 
destination register set the input flags, ilplready and/or i/p2ready. This is evident from the 
first snapshot of the execution as shown in Table 5 .1. The i/p2ready flag of C 1, C3, and C4 are 
set by the completion of the instructions lwC1,20($fp), lwC3,92($fp), and lwC4,16($fp) 
respectively. The i/plready flag of C1 and C4 were already set by the initialization process. 
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Each stage waits for both its inputs to be ready. Once they are ready, they perform the 
respective operations and set the o/pready flag when the result is ready. Since both the inputs 
are ready for C1 and C4, their state value is set to 1, and both the stages begin execution. Each 
of the stages would take 1 cycle for completion. 
The next snapshot is described with the aid of Table 5.2. Here the fourth instruction 
lw C6,88($fp) has finished execution and provides the result to C6. This sets the ilp2ready 
flag of Stage 6. The olpready flag is set to indicate that the result is ready. Stage 1 and Stage 
4 finish their operation and go in to s_tate 2. These two stages also set their o/p ready flag to 
indicate that their results are ready. The result is also broadcast for other stages to read and 
set the producer flag to indicate that the producer is a stage and not an instruction. The 
consuming stages that require this result would check the tag on them and read it if a match 
occurs. Since these results are required by C3 and C6, the i/plready flag of C3 and C6 are also 
set. With both inputs ready, Stage 3 and Stage 6 go into state 1 and begin computation. 
Table 5.2: Snapshot II. 
Instruction Issue Execute Write result Flag bits C1 C3 C4 c6 
i/plready 1 I 1 1 lw CJ,20($fp) • • • 1-. 
i/p2ready 1 I i 1 I~ lw C3,92($fp) • • • 
state 2 1 2 1 .... 
lw C4,J6($fp) • • • I I 
o/p ready 1' 0 1 I y lw C6,88($fp) • • • ---- / lw $20,0(C3) • 
lw $16,0(C6) • 
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Consumption of the result is done by using the registers as source operands. The 
instructions consuming the results of a stage check for the o/p ready flag to be set. Notice 
that the fifth and sixth instruction are waiting for the Stage 3 and Stage 6 respectively to 
complete and provide the result. The last snapshot of the computation phase is shown in 
Table 5.3. Stage 3 and Stage 6 complete execution and go in to state 2. Their o/p ready flags 
are set and cause the fifth and sixth instructions to go into execution. 
Table 5.3: Snapshot III. 
Instruction Issue Execute Write result Flag bits C1 C3 C4 c6 
i/plready 1 1 1 1 lw C1,20($fp) • • • 
i/p2ready 1 1 1 1 
lw C3,92($fp) • • • 
state 2 2 2 2 
lw C4,J6($fp) • • • 
o/p ready I 1 1 1 
lw C6,88($fp) • • • \ 
_-./ 
lw $20,0(C3) ,J • ..... 
lw $16,0(C6) • • _J 
' 
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The whole process can be explained with the help of a state diagram. 
Instructions 
Initial State 
Inputs not ready (except 
loop dependent) 
Not issued 
Not completed 
Figure 5.3: State diagram. 
• Initialization: 
state = 1 
Issued 
The initialization is followed by the actual execution, by feeding the stages with the 
input operands. 
Init module_no 
Decoding - I) The information provided by the initialization instruction is the cache 
module, which is presently in the GPRFC mode and has to be initialized. 
Execution - I) The initialization steps are performed for the cache module specified. 
This includes clearing the i/plready and i/p2ready flags of all the stages from the previous 
execution of the GPRFC. Ii) Special care is taken for loop dependent stage results. Iii) All the 
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stages are initialized to their initial state, by resetting the state flag. Iv) olp ready flags are 
also reset. 
• Completion of GPRFC: 
After the cache module is used as the GPRFC, it has to be converted back into the 
traditional cache memory mode. 
Free module_no 
Decoding - I) The information provided by the initialization instruction is the cache 
module, which is presently in the GPRFC mode and has to be freed. 
Execution - I) This instruction frees up the cache module and converts it back into 
the traditional memory storage. 
It is evident from the GPRFC code that the new instructions carry out the task of 
routing the values to the respective stages. The shift and the add instructions in the original 
code are absent in the GPRFC code, since the stages are already configured to do those 
operations. The GPRFC code would therefore have only loads and stores. Since the GPRFC 
code has no ALU instructions, the Instruction Count is reduced as can be seen from the 
above example. 
• Modified Instructions: 
It is evident from the GPRFC code that the new instructions carry out the task of 
routing the values to the respective stages. These include all the instructions, which have the 
C1 - C16 registers as source and/or destination. When used as destination, the value is written 
to the respective C1 register, which is read by the stages that require them. The first four 
instructions are of this type. lwC1,20($fp) is an example of such an instruction. As shown in 
Table 5 .1, the completion of this instruction sets the i/p2ready flag of Stage 1. In this case the 
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producer flag indicates that the producer of this register is an instruction and not a stage. 
When used as the source, the instruction waits on the respective stage I to produce the result 
and then reads from that C1 register. The last two instructions fall under this category. 
lw$20,0(C3) is such an example. This is shown in Table 5.3, wherein this instruction waits on 
the Stage 3 to complete. There can be instructions which have the C registers as source and 
destination operands. 
5.2. In order commit 
As mentioned earlier, the C registers can be written by the output of a GPRFC stage. 
In other words the result of the stages are committed to the C registers as soon as the stages 
complete their operation, i.e., out of order commit with respect to other instructions. But this 
does not cause a problem in the execution of the program, which can be explained as follows. 
C registers can be viewed as temporary storage values. Once a GPRFC mode is 
entered, the C registers hold intermediate values and write them back to the $ registers. This 
is true even during the operation of the GPRFC. The $ registers hold the final value at the 
end of the GPRFC mode. Even though the C registers are modified out of order, the $ 
registers are modified in order. This is similar to delegating a task to a coprocessor and 
committing the values generated from the coprocessor in order. Each stage along with its 
register can be considered to be separate computing unit. The results of these functional units 
are committed into the $ registers in order. 
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5.3. Compiler requirements 
With the availability of this configurable cache module, the programmers/compilers 
can map parts of the program on it and execute them with the help of special instructions. 
The on-chip pre-defined configuration data location is included into the compiler libraries. 
Generation of the instructions for mapping and execution of basic blocks on the cache 
module can be done by hand. The compiler too should be capable of extracting lines of code 
from the program based on certain characteristics and generate the necessary configuration 
and computation instructions for the same. To do all this, the compiler has to be more 
intelligent. It is the job of the compiler to walk through the code in the look out for loops, 
procedures, functions that can be mapped. Not only these blocks should be mappable but the 
compiler should also check whether executing a block in the cache would actually improve 
performance, keeping in mind the configuration overhead. 
49 
6. CACHE ACCESS TIME OVERHEAD 
This section performs an analysis of the cache access time overhead due to our 
scheme. The first sub section describes the extra hardware required to implement the various 
features for our scheme and the analysis of their affect on the cache access time is done in the 
second sub section. 
6.1. Hardware requirement 
6.1.1. Extra cache line for each stage to hold input operands 
We propose to have an extra cache line (16 byte wide) for each stage to hold the input 
operands. Each stage requires 32 cache lines, giving a total of 512 cache lines for a 8KB 
cache module. With the new set of cache lines for every 32 cache lines, the total cache lines 
would be 512 + 16 = 528. 
The operands provide the addresses to drive the 4-LUT's. These operands are 
interleaved as shown in fig. This is done in order to ease the routing from these input cache 
lines to the LUTs in the stage. Each operand is divided into chunks of 4 bits and interleaved 
with each other. 4 bits of ip 1, 4 bits of ip2, 4bits of ip 1 and so on. 
Each stage would wait for the corresponding input to be available on the global bit 
line. Once it is available it would latch them on to this cache line. This value being 
broadcasted could come from the output of a stage or the result of a register. The constant 
operands are also written on to the global bit line with the appropriate stage number so that 
the respective stage can latch the constant from these global bit lines. 
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As shown in Figure 6.1, muxl and mux2 get two inputs. They are shown as the 
dashed and the thick lines. The dashed inputs are the 4 bits of the address during normal 
cache operation. While in the GPRFC mode these muxs get the inputs from the input cache 
line associated with that stage, the thick line. 
4 -------
n-4 
to 
LUT 
row decoder 
16 byte wide extra cache line 
____.4 b" ... Its 
4 2 2 
LUT D 
iUXt- ------ ------------ --------------- ---
---- -~~~- ---=~·=·~·=·~·=·~·=D/ ·~·=·~=·~·=·~=·~·=~·=-------
ux2 
Figure 6.1: Extra cache line and the routing. 
6.1.2. Muxs to route either the address bits or computation data input 
LUT 
LUT 
As shown in fig., the shaded muxs are required to route either the 4 address bits for 
parallel decode or the data input for the GPRFC mode. The 4 bit data input is composed of 2 
bits from ipl and 2 bits from ip2. Since the 4-LUTs need the inputs in slices of 4 bits, the 
interleaving of the input operands in chunks of 4 bits makes the routing from the cache line 
to the LUTs relatively easy. 
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In the original cache structure only one mux was present for every LUT row. Hence 
the first mux is not shaded. During the cache operation all the LUTs in the same row would 
have the same 4 bit input, thus accessing the same row. Our scheme requires one mux for 
every LUT, giving a total of 14 extra muxs, not counting the first mux for every row. 
During the normal cache operation all the 16 muxs would pass on the same 4 bits to 
their respective LUTs. In the GPRFC mode the muxs would transmit the corresponding input 
operands to the LUTs. 
6.1.3. Muxs to incorporate reconfigurability in a stage 
As explained earlier each stage is capable of implementing a number of operations. 
Each operation requires its own routing between the LUTs. For the add, sub, and, or, xor 
operations no special routing is required. All the LUTs for these functions get their inputs 
from the input cache line that holds the input operands. 
In case of the shift operation, the first stage gets its inputs, the operand and the shift 
amount, from the input cache line. The second stage gets one of its inputs, the operand from 
the result of the first stage and the other input, shift amount from the cache line. Hence the 
stage acting as the second stage of the shift operation should have the reconfigurability to 
route the external input from the previous stage and not the operand from the cache line. This 
is true only for one of the operands. 
In our scheme we have restricted the mapping of the shift operation as follows. Since 
the shift operation requires two stages, only the odd stages can be the first stage of the shift 
and the even stages can be the second stage. Hence it is possible for the first stage of a shift 
operation to be mapped on to stage 7 and the second on stage 8. But it is not possible to map 
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the first stage on to stage 8 and the second on stage 9. Since only even stages can be mapped 
as the second stage of a shift, the above mentioned input reconfigurability is required in stage 
2, stage 4, and so on till stage 16. This gives us 8 stages. 
As explained, each of the even stages requires muxs m order to provide 
reconfigurability to one of the input operands. Every bit of this operand requires four 2: 1 
mux. Hence for one stage a total of thirty-two 2: 1 muxs are required. 
LUT. 
The following figure shows the implementation of the reconfigurable routing for one 
From previous shift stage 
LUT 
ip2 does not requires mux since 
it is the shift amount and would 
always come from the cache line 
2 bits of ip 1 and 2 bits of ip2 
4 bits of address for 
parallel decode 
Figure 6.2: Muxs required to incorporate reconfigurability. 
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6.1.4. Logic required to choose from one of the four registers being broadcasted 
Logic Blocks 
11 12 13 14 21 22 23 24 
a b c d e f g h 
a to hare active high signals, when the comparison is true. 
Broadcast value 2 3 4 
a e 
b f 
g 
d h 
ipl ip2 
Global bit lines -----
Local bit Jines 
Transmission gate 
enabled by signal x 
~ Already present in the original cache structure for parallel decode. 
All transmission gates are also enabled by the word line for that row of LUT. 
Figure 6.3: Logic to choose one of the four registers. 
Each stage waits for the appropriate value to be broadcast. The register number and 
the type of operand are checked before reading the value. The proposed scheme provides the 
option of reading from any of the four broadcast values to one of the input operands. In order 
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to accomplish this the type and number of all the four broadcast values is compared to the 
type bits of both the operands. If a match occurs the respective broadcast value is routed to 
the specific input operand. 
The Figure 6.3 is shown for a chunk of 4 bits being broadcast. The shaded 
transmission gates are already present in the normal cache to incorporate the segmented bit 
lines. Only the non-shaded transmission gates are the extra ones for this scheme. The logic 
block ij performs the type comparison of input i with that of value j being broadcast, 1 s i s2 
and 1 sj s4. 
The number of extra transmission gates required is 6 for routing 4 bits of broadcast value to 
the respective input. Total number of transmission gates required for 32 bits would be equal 
to 48. The output of the 8 logic blocks will be reused for all 4 bit chunks. 
6.2. Analysis of cache access time 
6.2.1. Methodology 
Several factors affect the cache access time in our scheme. The percentage increase in 
capacitance per bit line is calculated due to each of the factors. The increase in capacitance 
can be attributed to one of the two factors. The first is due to the extra diffusion capacitances 
seen by the bit line and the second due to the stretching of the bit line. Finally these 
percentages are added and scaled by the percentage of cache access time attributable to the 
bit line delay. 
Let Cdiffbe the diffusion capacitance of a drain per/.}. 
Let Cmetal be the metal capacitance per 1..2. 
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From the MOSIS (www.mosis.org) parameter test results for TSMC 0.18u process, 
the ratio between Cdiff and Cmetal = 996 I 36 = 28. Cmeta1 = Cdiff I 28. 
For the height of an SRAM cell a standard design is considered. 
hcell = 90 A.2. 4A.~---. 
D 2A. Width of metal= Wmetal = 3 A. 
Minimum contact size for Cdiff = 16 A 2. 
Figure 6.4: Contact. 
We are considering a 8KB module with 512 lines. Each cache line is 16 bytes wide. 
Cinitial ~ Initial capacitance seen by each bit line in original cache. 
Since there are 512 lines, each bit line would see 512 Cdiff· Apart from this there are 
transmission gates to implement the segmented bit lines. Each transmission gate is equivalent 
to 2 cdift· 
C;nitia1= 512 + (#LUT rows x 2) Cdiff = 512 + (32 x 2) Cdiff = 576 Cdiff· 
Considering the metal capacitance of the bit lines, the total bit line capacitance can be 
approximated as the sum of the Cdiff and the Cmetal· 
chit original = ( Cnitiat x Ad;ff) + (#of cache lines x Ame1a1 x Cme1a1) 
= ( C;nitial X Adiff) + [#of cache lines X (Wmetal X hcell) X Cmeta!] 
= (576 cditJx 16) + (512 x 3 x 90 x cd;nl 28) 
= 14153 cdiff· 
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6.2.2. Analysis 
• Extra cache lines due to 6.1.1. 
An extra cache line is added to every stage. Each cache line contributes to the bit line 
capacitance. 
% increase in Cbit =#of extra cache lines x CditJ I Cnitial = 16 CditJ I 576 CditJ. = 2.7 % . 
• Stretching of bit line due to 6.1.2. 
Each shaded mux in fig. is composed of four 2: 1 muxs and therefore requires 4 x 6 = 
24 transistors. Fourteen such muxs are added per stage to choose between the address bits 
and the input operands. This gives a total of 14 x 24 = 336 transistors. 
The height of this logic is calculated as a fraction of the hceu· 
# of transistors in a cache line = # of transistors per SRAM cell x line size in bits 
=6x16x8 
= 768. 
We assume that if the width of the logic is stretched to be equal to that of the cache 
line then the ratio of the heights can be approximated as the ratio of the areas or the number 
of transistors. 
hincrease I hceu = 336 / 768 = 1 / 2.3. 
Aincrease = Wmetal X hincrease· 
chit stretch = # of stages with this logic x ( Aincrease x Cmetal ) 
= 16 x Wmetal x (hceu I 2.3) x ( cdiff /28) 
= 16 x 3 x (90 I 2.3) x (Cdift I 28) 
= 67 cdiff 
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% increase in Chit= Cbit stretch I Cbit original= 67 Cd;ffl 14153 Crliff= 0.5 %. 
• Stretching of bit line due to 6.1.3. 
We first try to find the length by which the bit line would stretch. The extention of the 
metal line would cause the increase in Cmetat and thus affect the bit line delay. 
ip 1 enable ip2 
#of transistors per 2: 1 mux = 6. 
#of 2: 1 muxs per stage= 32. 
# of transistors per stage = 6 x 32 = 192. 
Similar to previous calculation 
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hincrease I hcell = 192 / 768 = 1 / 4. Figure 6.5: 2:1 Mux. 
Aincrease = Wmetal X hincrease· 
cbit stretch = # of stages with this logic x ( A;ncrease x Cmetat ) 
= 8 x Wmetal x (hcell I 4) x ( cdifj /28) 
= 8x3x(90/4)x(Cdiff/28) 
= 19 cditJ 
% increase in Chu= Cbit stretch I Cbit original = 19 Cdiff I 14153 Crliff = 0.1 % . 
• Increase in Cdiffdue to 6.1.4. 
In the original cache structure with segmented approach, the global bit lines are 
broken at every row of LUT. Transmission gates enabled by the word lines are present at 
these spots to drive the global bit lines on to the local bit lines and vice versa. Thus each bit 
line would go through a transmission gate, which adds 2 Cdiff to its capacitance. 
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In our scheme, for the worst case, each bit is an input to 3 transmission gates. This 
adds 4Cdiff to the bit line capacitance. These transmission gates are required for every stage. 
% increase in Chit= (#of stages) x (extra Cdiff per stage) I Cnitiat = 16 x 4 Cdiff I 576 Cdiff 
=11.11 %. 
enable -----..... 
pmos 
op 
__.__~_._ nmos 
enable _____ ...... 
Figure 6.6: Transmission gate. 
• Stretching of bit line due to 6.1.4. 
Each of the logic blocks in fig. performs a 5 bit comparison (xor). An xor gate 
requires 8 transistors, including the transistors for the inverters. Apart from the xor gates, 
each logic block also requires an nand gate to combine the comparator output with the word 
line enable for that row. 
gates. 
#of trans for the logic blocks = # of logic blocks x (5 x transxor + transnand) 
= 8 x [(5 x 8) + 4] 
= 352 
As shown in the fig., every bit of both the operands requires 3 extra transmission 
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#of trans for transmission gates= (#operands) (bits/operand) (3) (#transtransi{ate) 
= 2 x 32 x 3 x 4 
= 768 
hincrease I hceu = (352 + 768) I 768 = 1.5 
chit stretch = # of stages with this logic x ( Aincrease x Cmetat ) 
= 16 X Wmetal X (1.5 heel!) X (Cdif//28) 
= 16 x 3 x (1.5 x 90) x (Cditfl 28) 
= 231 cdiff 
% increase in Chit = Chit stretch I Chit original = 231 Cditf / 14153 Cditf = 1.6 % . 
• Stretching due to bit line crossovers in 6.1.4. 
From fig. it can be seen that the bit lines have to cross over in order to rout them to 
the respective input operand after comparison. This cross over of the bit lines will take finite 
area causing the bit lines to stretch. The area required can be approximated by analyzing the 
number of horizontal metal lines required for this cross over. 
Fig. shows the cross over for four bits of the broadcast values using two metal layers. 
For the TSMC process, the number of metal layers varies from 4 (0.35u) to 6 (0.18u). The 
0.5u AMI process has 3 metal layers. These numbers are provided m, 
<http://www. mos is. org/T echnical/Designrules/scmos/ scmos-main .html#tech-codes>. We 
have therefore considered two metal layers for the bit line crossing in fig. 
As shown in fig., the crossing requires 8 horizontal metal traces. SCMOS rules 
specify a spacing of 3A, between the metal layers and for the width of the metal layers. This 
gives us a vertical height of the 8 traces as follows: 
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hincrease = (#of traces x 3) + (#of spacings x 3) = 8x3 + 7x3 = 45A. = hceu I 2. 
cbit stretch = #of stages with this crossover x ( Aincrease x Cmetal ) 
= 16 X Wmetal X (heel/I 2) X (Cdifj/28) 
= 16 x 3 x (90 I 2) x (Cdiff/ 28) 
= 77 cdifj 
% increase in Cbit = Cbit stretch I Cbit original = 77 Cc1iff I 14153 Cd;ff· = 0.5 % . 
1234 1234 1234 1234 
i 
to ip2 
metal 2 over metal 1 metal2 
Figure 6. 7: Bit-line crossings. 
%increase bit line delay ::::total % increase in cbit =2.7+0.5+0.1+11.11+1.6+0.5=16.5 % 
% of cache access time attributable to the bit line delay= 8 % (CACTI results). 
Overall Cache Access time overhead -7 8 % x 16.5 % = 1.3 % 
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7. SIMULATION 
This chapter provides the results of various simulations performed for the GPRFC 
scheme. 
7.1. Simulator 
The base processor parameters are given in Table 7 .1. 
Table 7.1: Base parameters. 
Issue Width 2-74-78-716 
Data Cache Ll Size -7 256.KB 
Sets -7 4096 
Associativity -7 4 
Line size -7 16 bytes 
Instruction Cache Ll Size -7 64.KB 
Sets -7 2048 
Associativity -7 2 
Line size -7 16 bytes 
Unified L2 Size -7 lMB 
Sets -7 16384 
Associativity -7 4 
Line size -7 16 bytes 
Branch Predictor Bimodal 32K entries 
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The out-of-order issue processor provided by the Sim-Outorder simulator in the 
Simplescalar toolset [10] is chosen for our simulation. The Simplescalar simulator simulates 
real programs on a range of modern processors and systems, using fast execution-driven 
simulation. The machine model used is a superscalar processor that supports an out-of-order 
issue and execution. The processor pipeline consists of the following stages: fetch, dispatch 
(decode and register renaming), issue, execution, write back and commit. 
7.2. Generation of GPRFC code and simulation methodology 
The SPEC95 integer benchmark go has been compiled to get the assembly equivalent. 
The assembly source code was then scanned manually to find the basic blocks, loops, straight 
line code, that are latter mapped on the GPRFC module. The basic idea was to separate out 
parts of the code that can be mapped to GPRFC. This was done by mapping every ALU 
instruction in the code segment to a particular stage of the GPRFC. These stages would 
perform the required operation on the input operands supplied to them. After mapping the 
ALU operations, the next task was to route the necessary input operands to the specific stages 
of the GPRFC. Load instructions were inserted in the GPRFC code with the destination 
register mapped to the input stage registers. Finally modifications had to be made to the 
instructions in the basic block and outside, which required the result of a stage. This was 
done by renaming the source register of those instructions with the relevant stage register. In 
short the basic block was mapped on the GPRFC with the stages performing the operation of 
the ALU instructions and the load instructions providing the input operands. 
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The data flow and dependencies between instructions of the code is taken care of by 
the configuration. For simulation purposes the configurations of all the mapped basic blocks 
were stored in an array data structures. The configuration instructions in the simulation had 
annotation bits specifying the basic block to be loaded. This information obtained from the 
annotation bits were used to index into the array of data structures and load the relevant 
configuration. 
7.3. Choice of benchmark and percentage scanned 
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Figure 7.1: Instruction mix. 
The choice of the benchmark was done based on the average instruction mix m 
SPECINT 95 benchmarks. Figure 7 .1 [ 11] gives the frequency of register writing instructions 
for the SPECINT 95 benchmarks. 
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We studied the frequency of the ALU instructions, which involve Add/Sub, Logical, 
Shift Left, and Shift Right. The frequencies of these instructions were obtained from the 
Figure 7 .1. Table 7 .2 gives the frequencies of such instructions for the benchmarks. 
Table 7.2: Percentage of ALU instructions. 
Benchmark Millions of Percentage of ALU 
Instructions instructions % 
compress 153.3 40 
ijpeg 553.4 62 
gee 973.2 37 
m88ksim 120.1 40 
Ii 173.3 36 
go 548.1 41 
perl 1891.5 35 
vortex 2120.1 30 
Average 817 40.125 
The benchmarks that have values close to the average calculated are compress, 
m88ksim, and go. Out of these go was chosen since the number of instructions for go is the 
closet to the average number of instructions. This is evident from the Table 7.2. Both 
compress and m88ksim have a low instruction count. Go was hence chosen for simulation 
purposes. 
The decision to stop the search was based on the functions in a benchmark that 
contributed to a large portion of the CPU time. These results are provided by SPEC in 
<http://www.spec.org/osg/cpu95/CINT95/099.go/099.prof.txt>, and the functions that 
contributed to around 30% of the CPU time were searched. There are a couple of reasons 
why the search was stopped at 30%. The assembly instructions were scanned manually and 
basic blocks had to be mapped. For each basic block mapped, the dependence structure 
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between the instructions had to be stored in data structures and the mapping of every ALU 
instruction to a certain stage had to be decided. Apart from this the annotation bits were 
specified for every instruction. This was a tiresome and time-consuming task. Also the 
number of bits available in the annotation field of the instruction, provided by Simplescalar 
[ 10], for representing different basic blocks were limited. The remaining bits were used for 
other parts of the simulation leaving only 4 bits to represent the basic blocks. Therefore only 
parts of go that account for 30% of the execution time has been scanned. 
7.4. Results 
As explained earlier, the source code of the go benchmark was scanned and basic 
blocks were mapped on to the GPRFC. The code scanned is equivalent accounts for 30% of 
the execution time. The execution time is the parameter considered for the performance 
comparison of our scheme with the base processor. Simulations have been run to obtained 
execution time of the whole benchmark and also for some of the individual basic blocks. 
These simulations have been performed for varying fetch, decode, and issue widths. 
Figure 7.2 and Fig 7.3 provide the overall execution time comparison for 4 different 
fetch, decode, and issue widths, ranging form 2 to 16. Figure 7.2 gives the total number of 
execution cycles for the GPRFC scheme and the base processor. As can be seen, the GPRFC 
scheme consistently performs better than the base processor. The affect of the issue width on 
the performance of our scheme is not evident from this Figure 7 .2. 
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16 
obase 
11GPRFC 
Figure 7.3 gives the percentage reduction in execution cycles for the different values of issue 
width. It is evident from this fig ., that our scheme shows better improvement for wider issue 
processors. A reduction of 2.96% is attained for an issue width of 2. As the issue width 
increases the percentage increases. With the increase in the issue width both the schemes 
benefit. It can be seen that our scheme exploits the higher issue width more than the base 
processor. The reduction in number of cycles consistently increases to a value of 6% for a 16 
wide issue processor. 
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Figure 7.3: Percentage reduction in Execution Time. 
The overall improvement seen in the above two figures is contributed by all the basic 
blocks that were mapped on to the GPRFC. According to Amdahl's law, the overall 
improvement depends on the fraction of execution time enhanced and the speed up of the 
enhanced code. It would be interesting to look at the speed-ups of the individual basic blocks. 
From the 30% of the scanned benchmark program, only the basic blocks accounting 
for around 45 to 50% of the 30% execution time were mapped. This accounts for 12-15% of 
the entire benchmark's execution time. More basic blocks that could have been mapped 
might have been skipped due to manual scanning. Simulations have been run to obtain the 
speed-ups of some of the individual basic blocks. The numbers for individual speed-up have 
been obtained for an issue width of 2 and 4. This will give us an idea of the individual speed-
up of basic blocks that can be achieved. 
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Figure 7.4: Execution Cycles of basic blocks, Fetch Decode Issue - 2. 
Figure 7.4 and Figure 7.5 give the execution cycles for 6 basic blocks. It is clear that all the 
basic blocks have benefitted by our scheme. The extent of improvement varies from one 
benchmark to another. Figure 7.6 gives the speed up for each of the basic blocks. Out of 
these basic blocks, bb5 attains a speed-up of 6.5x for an issue width of 4, while the least 
speed-up of 1.2x is for bb2 with an issue width of 2. The other basic blocks have a speed-up 
around 3x. The average of these is around 3.3x and 3.7x for an issue width of 2 and 4 
respectively. 
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Figure 7.5: Execution Cycles of basic blocks, Fetch Decode Issue - 4. 
Speed up 
Individual speedudps of some basic blocks 
7 14f?~~~~~~--sf~~~~~71 
6 
5 
4 
3 
2 
0 
bb1 bb2 bb3 bb4 bb5 bb6 a1terage 
bb - basic block 
Figure 7.6: Speed-up. 
lo2l 
~ 
In the above simulations, basic blocks have been mapped without considering if there 
would be an improvement. This is because we expected any code segment to have a speed up 
with our scheme. This assumption was made due to the following advantages of our scheme: 
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• Reduction in instruction count. This automatically brings down the number of 
instructions to be fetched, decoded, issued, and committed. As explained earlier in this thesis, 
the ALU instructions are not mapped since they are part of the configuration. On an average 
40% of the instructions are ALU instructions. Therefore it can be estimated that for the 
mapped fraction of the code, the instruction count can be reduced by 40%. 
• Reduction in computation time for certain operations. The operations like 
addition, subtraction, and, or, and xor take only half a cycle in the GPRFC. For all these 
operations the LUT access time plays the vital role in determining the computation latency. 
A 1-cycle latency is considered for a cache access. With larger cache sizes the computation 
latency will become smaller than half a cycle. Not only do the above mentioned operations 
have smaller computation latency but also the instructions themselves are not present in the 
GPRFC code. 
• Data flow part of configuration. Any program segment would have code with 
dependencies between instructions. These dependencies force a certain flow of data between 
the operations. This data flow is important for the proper execution of the program. The 
configuration programs the GPRFC with the necessary dependency information by 
hardwiring the dependencies between the stages in the form of i/ptype flags associated with 
each stage. 
All the basic blocks see an improvement to some extent or the other. These basic 
blocks are of the general kind since no specific restrictions were applied while looking for 
these basic blocks. We still see a maximum of 6.5% reduction in execution time for a 16 
wide issue processor. Also the go benchmark was chosen since it had and instruction mix 
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close to the average value for the SPECINT benchmarks. Hence there is scope for 
improvement if more basic blocks can be mapped. The fraction of execution time that the 
mapped basic blocks account for is 12-15%. If the whole benchmark can be scanned and 
code corresponding to 40-50% of the execution time can be mapped, a much higher overall 
improvement can be achieved. 
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8. CONCLUSION 
In this thesis we have explored a new option to exploit the resources of the processor 
according to requirements of the code under execution. The idea of Reconfigurable 
Computing is to dynamically configure the resources as per demands. At the same time the 
versatility should not be lost. We have provided a scheme that targets general-purpose 
programs instead of specific applications. The on-chip cache memory is utilized to enhance 
the performance of these general-purpose programs. This scheme maps basic blocks with an 
instructions count of 15-20 on to the cache memory. The cache memory is configured into a 
number of functional units, the type of which depends on the instructions being mapped. 
Different kinds of operations can be mapped on to the cache module. The add, sub, and other 
logical operations are implemented with a computation latency of half a clock cycle. To take 
advantage of this a double clocking scheme is proposed in the cache. The shift operation has 
a computation latency of 1 cycle and has a shift range of 0-15 bits. The data flow of the basic 
block, dependencies between instructions, is configured into data flow flags associated with 
each instruction. A broadcast scheme similar to a result bus is used within the cache to route 
the results of the individual stages to other consumers. Every stage has the ability to wait for 
the appropriate values to be broadcast and read when available. The stages are similar to a 
reservation station entry, which waits for the operands to be ready. Once ready the 
computation begins and result is broadcast. Basically the whole cache module is configured 
to perform a set of operations on certain inputs. Values are written and read by means of 
instructions with new architecturally visible registers as their destinations. All the above 
ideas accounted for only a slight increase in cache access time. The overhead was analyzed in 
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detail and a cache access time increase of 1.3% was calculated. The simulations for this 
scheme were performed on the go benchmark by mapping basic blocks accounting for 12-
15% of the overall execution time. A maximum of 6.5% reduction in execution time was 
achieved for a 16 wide issue processor. For each of the individual basic blocks, a maximum 
speed-up of 6.5x was attained for one of the basic blocks an issue width of 4, while the least 
was 1.2x with an issue width of 2. The average speed-up per basic block was 3.3x and 3.7x 
for an issue width of 2 and 4 respectively. These improvements have been achieved for code 
accounting for only 30% of the overall execution time of the benchmark. Since all the basic 
blocks benefitted with our scheme, more improvement can be achieved by mapping more 
basic blocks. An intelligent compiler should be able to search basic blocks and map them on 
to the GPRFC. An efficient way to incorporate operations like multiplication and division 
will enhance applicability of our scheme. Our scheme reduces instruction count, thus 
decreasing the fetches, issues, and commits; computes certain operations in less than a cycle 
and removes the overhead of the ALU instruction dependencies from the program. By doing 
so this scheme offers better performance by proposing a new method to execute basic blocks 
from general-purpose programs. 
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